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Abstract—Pulse Regulation, a fixed frequency control technique, 
is introduced and applied to flyback converter operating in 
discontinuous conduction mode (DCM). The control parameters 
are designed in a way that the converter operates as close as 
possible to the critical conduction mode. In contrast to the 
conventional pulse width modulation (PWM) control scheme, the 
principal idea of Pulse Regulation is to achieve output voltage 
regulation using high and low-power pulses. Pulse Regulation is 
simple, cost effective, and enjoys a fast dynamic response. The 
proposed technique is applicable to any converter operating in 
DCM. However, this work mainly focuses on flyback topology. In 
this paper, the main mathematical concept of the new control 
algorithm is introduced and simulation as well as experimental 
results are presented. 
Keywords-critical conduction mode; DC-DC power converters; 
discontinuous conduction mode; flyback converter; switch-mode 
power supplies.  
I. INTRODUCTION 
Due to high efficiency and high power density as well as 
reduced costs, switch-mode power supplies (SMPS) are now 
becoming more popular compared to the linear power supplies 
[1]. Since the number of semiconductor and magnetic 
components of flyback converter is less than other SMPS and 
furthermore, it provides input/output isolation; therefore, this 
topology perfectly suits off-line low-cost power supply 
applications. 
Flyback converter has been employed operating both in 
continuous conduction mode (CCM) and discontinuous 
conduction mode (DCM) as well as critical conduction mode, 
i.e., at the boundary between CCM and DCM [2], [3]. Critical 
conduction mode enjoys benefits such as zero current turn-on 
of the switch and zero current turn-off of the freewheeling 
diode. These soft switching transitions reduce the switching 
losses as well at the electromagnetic interference (EMI) noise 
[4]. Critical conduction mode has less current stress compared 
to DCM. Furthermore, the transfer function of flyback 
converter operating in critical conduction mode is first-ordered; 
thus, the feedback compensation is simplified compared to 
CCM. However, despite the advantageous benefits of critical 
conduction mode, its major drawback is the variations of the 
switching frequency as the output load changes. 
This paper introduces Pulse Regulation, a fixed frequency 
control technique, which regulates the output voltage based on 
the presence and absence of high-power and low-power pulses 
and makes the flyback converter operate as close as possible to 
the critical conduction mode. This control scheme offers a 
faster dynamic response compared with pulse width 
modulation (PWM) control method [5]-[7]. Pulse Regulation is 
simple, cost effective, and robust against the variations of the 
parameters of the converter. 
In this paper, Section II introduces the basic concepts of the 
new control algorithm. Section III investigates the stability of 
the proposed control scheme. In Section IV, a comprehensive 
analysis of the output voltage ripple is presented. Experimental 
results of applying Pulse Regulation technique on a flyback 
converter are presented in Section V. Finally, Section VI draws 
conclusions and presents an overall evaluation of this new 
control technique. 
II. PULSE REGULATION CONTROL SCHEME 
Pulse Regulation control algorithm achieves output voltage 
regulation based on generating high and low-power pulses, 
rather than employing PWM control technique. If the output 
voltage is lower than the desired level, the controller chooses 
DH to be the duty ratio and therefore, high-power pulses are 
generated sequentially until the desired voltage level is 
reached. On the other hand, if the output voltage is higher than 
the desired level, instead of generating the high-power pulses, 
the controller chooses DL (DL<DH) to be the duty ratio and 
hence, low-power pulses are generated to descend the level of 
the output voltage. Fig. 1 depicts the block diagram of the 
Pulse Regulation control technique. Due to the longer on time 
of the switch during a high-power pulse, compared to a low-
power pulse, more power will be delivered to the load. The 
switching frequency is constant and DH is chosen in a way that 
the converter operates in DCM but as close as possible to the 
critical conduction mode. Critical conduction mode occurs 
when the input voltage is at its maximum level. k, the ratio 
between duty cycle of the switch in a high-power cycle DH and 
duty cycle of the switch in a low-power cycle DL, is chosen by 
making a compromise between the output voltage ripple and 
the power regulation range from full load to low load. 


















Figure 1.  Block diagram of Pulse Regulation control scheme. 
Considering a flyback converter, Fig. 2 depicts the current 
waveform of the magnetizing inductance of the transformer Lm 
after Pulse Regulation is being applied. At the beginning of 
each switching cycle, output voltage is being sampled and 
based on the difference of the measured sample of the output 
voltage with the desired voltage level, Pulse Regulation 
controller decides whether a high-power or a low-power cycle 
needs to be generated. Since the input current ramps linearly 
with the on-time of the switch, the amount of energy that is 








TVE =∆ , (1) 
while the amount of energy that is drawn from the input power 














∆ == . (2) 
Therefore a low-power pulse transfers just 1/k2 time as 
much energy as a high-power pulse. Output voltage sampler 
and the driver of the switch of the converter are synchronized, 
therefore the switching frequency is constant and the output 
voltage is being sampled only once during each switching 
period. 
Fig. 3 shows the simulation results of applying this control 
method on a flyback converter with parameters defined in 
Table I. For this specific value of the output power demand, the 
control scheme generates two high-power pulses and one low-
power pulse in each regulation cycle. Since the input voltage is 
not at it’s maximum level, the current of the magnetizing 
inductor is slightly operating in DCM. 
III. STABILITY ANALYSIS 
Considering a general switching period, as shown in Fig. 4,  
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Figure 2.  High and low-power pulse cycles. 
 
Figure 3.  Simulation results of the Pulse Regulation control of flyback 
converter; (top) magnetizing inductor current (A) and (bottom) output voltage 
ripple (V) vs. time (sec). 
TABLE I.  DEFINITION OF VARIABLES 
Variable Definition Value 
Lm Magnetizing inductance 225 µH 
C Output filter Capacitance 100 µF 
R Load resistance - 
Vin Input voltage 150 V 
Vref Output voltage reference 19 V 
DH Duty cycle of a high-power pulse - 
DL Duty cycle of a low power pulse - 
T Switching period - 
k DH / DL 4 






Figure 4.  A general switching period. 
and based on the energy conservation rule in either a high or a 
low-power pulse, one can write: 
LoadCLin EEEE m ∆∆∆∆ ++= , (3) 
where ∆Ein is the amount of energy that has been drawn from 
the input power source during the considered switching period. 
∆ELm is the difference of the energy stored in the magnetizing  
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inductance of the transformer and is equal to zero since Lm de-
energizes at the end of each switching period. ∆EC is the 
change of the energy stored in the output capacitor during the 
same switching period, which can be described as: 
nT,CT)1n(,CC EEE −= +∆ . (4) 
And finally, ∆ELoad is the amount of energy delivered to 
load R during the same period. Output capacitor C provides the 








1E∆ . (5) 
In (5), using the trapezoidal rule instead of integration, we 
can approximate ∆ELoad as: 
( )2 nT,C2 T)1n(,CLoad VVR2
TE +≅ +∆ . (6) 
Moreover, the energy stored in a capacitor at each instant is 
equal to the squared value of the voltage that appears across the 
capacitor divided by twice the value of the capacitor; hence, (6) 
can be rewritten as: 
( )nT,CT)1n(,CLoad EERC
TE +≅ +∆ . (7) 
Substituting (4) and (7) into (3) and solving for the energy 
stored in the output capacitor at the end of the desired 











= . (9) 
Equation (8) shows the recursive relation of the energy 
stored in the output capacitor as a function of circuit 
parameters. We need to note that M is always less than one; 
therefore, the converter is stable under any pattern of high and 
low-power pulses in the closed loop system. Using the input 
current, ∆Ein can be described as: 
nT,LtnT,Lin monm
EEE −= +∆ , (10) 
where, for a high-power pulse, we have: 
( ) m2H2inHP,in LTDV5.0E =∆ , (11) 
and for a low-power pulse, we have: 
( ) 2HP,inm2L2inLP,in kELTDV5.0E ∆∆ == . (12) 
Therefore, in the closed loop control system, the controller 












































Figure 6.  Switching period of a high power cycle. 
An example of the time-evolution of the sequence of high 
and low power pulses, in a closed loop system and based on (8) 
and (13), is depicted in Fig. 5. In this figure, based on the initial 
value of the output voltage, two high-power pulses followed by 
a low-power pulse are generated. The closed loop system is 
stable under any conditions of the initial energy stored in the 
output capacitor. In Fig. 5, the energy level corresponding to 




C CV5.0E = . (14) 
IV. OUTPUT VOLTAGE RIPPLE 
Stability analysis does not determine the output voltage 
ripple. Hence, the circuit differential equations need to be 
solved to predict the output voltage ripple. Fig. 6 depicts the 
switching period of a high-power cycle. The new notations that 
will be used are; tS = ton is the time period in which the switch 



































Figure 8.  ∆vC,HP as a function of load for different values of output 
capacitor C. 
 
tN = toff - tD the time period in which both the switch and diode 
are off. 
During time intervals tS and tN, diode D is off, hence the 
output capacitor discharges through the load and the output 
voltage decreases. In a high-power cycle, assuming that the 
output voltage is at its desired level Vo=Vref, the changes of the 
















)(C −−=+−≅−∆ . (15) 
During time interval tD, diode D conducts and charges the 
output capacitor, hence the output voltage increases. Assuming 
that the magnetizing current decreases linearly and the output 
voltage variation is small, the increase of the output voltage 
during on time of the diode tD can be obtained solving the 




























TDt = . 
The total changes of the output voltage after applying a 
high-power pulse is the summation of the above two extracted 








































Equation (17) depicts how different circuit parameters 
involve in the generation of output voltage ripple. Fig. 7 
sketches ∆vC,HP as a function of the load resistance for different 
values of DH. As a high-power pulse, we expect to have 
positive values of ∆vC,HP for the entire load range. Therefore, 
DH>0.35 are good choices for the value of duty cycle in a high-
power pulse. As the value of DH decreases, the functionality of 
high-power pulses deteriorates and gets similar to a low-power 
pulse. In order to be in the DCM operating condition, the 







≤ . (18) 
Fig. 8 depicts ∆vC,HP as a function of load resistance R for 
different values of output capacitor C. Choosing the right value 
of output capacitor provides the desired range of output 
resistance in which output voltage regulation is attainable. 
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Figure 9.  ∆vC,HP and -∆vC,LP as functions of load resistance. 








LP,CHP,C v/v ∆∆ −
 
Figure 10.  ∆vC,HP/-∆vC,LP as functions of load resistance. 
Continuing the same procedure for a low-power cycle, with 
duty ratio equal to DL, we can easily obtain that the total 
changes of the output voltage after applying a low-power pulse 




































∆vC,HP and -∆vC,LP, for the parameters defined in Table I, as 
functions of the load resistance are sketched in Fig. 9. As we 
can observe, the control scheme tries to regulate the output 
voltage by generating the right number of high-power and low-
power pulses in each regulation cycle. As the output power 
increases, ∆vC,HP decreases; but -∆vC,LP increases. This fact 
implies that, in each regulation cycle at a higher output power 
level, the control strategy prefers to have more high-power 
pulses rather than low-power pulses and vice versa in light 
loads. The value of the output load resistance at which the two 
graphs cross each other is the value of the load resistance, 
which requires one high-power pulse associated with one low-
power pulse in each regulation cycle. ∆vC,HP/-∆vC,LP as a 
function of load resistance is shown in Fig. 10. As the value of 
the load resistance increases the ratio of ∆vC,HP/-∆vC,LP increase 
as well. Using Figs. 9 and 10, the patterns of high and low 
power pulses in a regulation cycle for a specific value of the 
load resistance can be extracted. Table II shows some examples 
of this case. 
According to Table II, for instance, when R=12.2, we have 
∆vC,HP ≈ 3*-∆vC,LP which predicts for this value of load, in each 
regulation cycle, the controller generates three low-power 
pulses associated with each high-power pulse. Therefore, first  
 
 
TABLE II.  HIGH AND LOW POWER PATTERN PREDICTION IN ONE 
REGULATION CYCLE 
R ∆vC,HP -∆vC,LP Predicted Pattern 
19.3 0.533 0.082 1*HP - 7*LP - 1*HP - 6*LP 
14.5 0.492 0.123 1*HP - 4*LP 
12.2 0.461 0.154 1*HP - 3*LP 
6.83 0.307 0.307 1*HP - 1*LP 
5 0.179 0.434 3*HP - 1*LP - 2*HP - 1*LP 
 
we calculate ∆vC,HP and -∆vC,LP ((17) and (19)) associated with 
each value of R, then we find two integers as this equation 
holds. 
LP,CHP,C vv ∆β∆α −∗=∗  (20) 
where α and β represent the number of high-power and low-
power pulses in each regulation period. In a high-power cycle, 







TDVi = . (21) 
The on time of the switch during a low-power pulse is 1/kth 
of the on time of the switch in a high-power pulse and, hence, 












i == . (22) 
In the steady state operation, if there are α high-power 
pulses associated with β low-power pulses in each regulation 







Figure 11.  Experimental results of (a) input current (2 A/div), (b) 
secondary current of transformer (6 A/div), and (c) output voltage ripple 





Figure 12.  Experimental results of applying a step load change; (a) input 








= . (23) 
By noting that RVi oD =  and, by solving for the load 



















= . (24) 
Equation (24) shows how different parameters like input 
voltage, output voltage, output load resistance, DH, and k affect 
the pattern of high and low power pulses. This equation is 
being used through the design procedure. 
V. EXPERIMANTAL RESULTS 
Using the derived formulation in the previous section, a 
90W prototype DC-DC flyback power supply with 
Vin=135~165V, Vo=19V, and switching frequency of 100 KHz 
was designed and developed. 
Fig. 11 depicts the experimental results of the primary and 
secondary currents of the transformer as well as the output 
voltage ripple. In this figure, one low-power pulse follows each 
high-power pulse. Fig. 12 depicts the experimental results of 
the input current and output voltage ripple for a 30% to 65% 
step load change. The vertical arrow specifies the instant at 
which the step change is applied. As we can observe, the 
pattern of high and low power pulses changes after the step 
load change and more high power pulse will be generated upon 
load demand. The transient response of Pulse Regulation is so 
fast that no disturbance at the output voltage can be observed 
after the load step change. 
VI. CONCLUSION 
Flyback power converter has found its way into many 
applications. To address the challenge of designing a simple 
controller for this type of converters, this paper introduces the 
new Pulse Regulation control technique. This control method 
has several advantages over conventional techniques, such as 
simplicity, accuracy, and fast transient response. Simulation 
and experimental results completely match with the theoretical 
concept. 
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